Aspire Faculty ID #12051 · Topic: NIMCET 2025 · Just now
NIMCET 2025

In an instruction execution pipeline, the earliest that the instruction TLB and data TLB can be accessed are

Solution

(1) — Instruction TLB at fetch (to translate the instruction fetch address), Data TLB at memory stage (after effective address is computed in EX).

Previous 10 Questions — NIMCET 2025

Nearest first

Next 10 Questions — NIMCET 2025

Ascending by ID
Ask Your Question or Put Your Review.

loading...